Explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics. This book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems.